• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A semiconductor device and method of fabricating the same. The semiconductor device includes a first insulating film formed on a substrate and having a plurality of holes therein; a cavity formed under the first insulating film; an impurity region formed in the substrate and around the cavity; a second insulating film formed on portions of the first insulating film to fill the holes and a space between the cavity and the impurity region; a plurality of contact holes formed to expose certain portions of the impurity region; and a plurality of wiring layers formed to be in contact with the impurity region through the contact holes.
    公开号:US20010000914A1
    申请号:US09/736,205
    申请日:2000-12-15
    公开日:2001-05-10
    发明作者:Young Park；Jong Lee；Hyeok Lee
    申请人:LG Semicon Co Ltd；
    IPC主号:H01L29-66757
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The present invention relates to a semiconductor device, and more particularly, to a semiconductor device and a method for fabricating the same, which can prevent a signal loss in an integrated circuit that processes radio frequency signals.
    [3] 3. 2. Discussion of the Related Art
    [4] 4. As the silicon (Si) semiconductor fabrication technology develops, an operation frequency of integrated circuits has been gradually increasing close to the radio frequency range. If the operation frequency of a device or circuit having a silicon substrate is higher than 2 GHz, there is a signal loss along interconnections. To overcome this problem, a semiconductor material, GaAs, which exhibits a semi-insulating property, has been used instead of a Si substrate. The use of GaAs allows signal transmission up to 10 GHz in the circuit without signal loss and without having to match the impedance characteristic. However, in the case of transmitting of a signal with the operation frequency greater than 10 GHz using a GaAs substrate, a process, such as an electrolytic plating, is needed to match the impedance characteristic of a transmission line.
    [5] 5. The above-described conventional semiconductor device has the following problems. The background technology of using a GaAs substrate for preventing the signal loss in a radio frequency processing integrated circuit is not applicable to a-Si substrate. SUMMARY OF THE INVENTION
    [6] 6. Accordingly, the present invention is directed to a semiconductor device and a method for fabricating the same that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
    [7] 7. An object of the present invention is to provide a semiconductor device and a method for fabricating the same which can prevent a signal loss in an integrated circuit processing radio frequency signals.
    [8] 8. Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
    [9] 9. To achieve these and other advantages and in accordance with the purposes of the present invention, as embodied and broadly described, the semiconductor device includes a first insulating film formed on a substrate and having a plurality of holes therein; a cavity formed under the first insulating film; an impurity region formed in the substrate and around the cavity; a second insulating film formed on portions of the first insulating film to fill the holes and a space between the cavity and the impurity region; a plurality of contact holes formed to expose certain portions of the impurity region; and a plurality of wiring layers formed to be in contact with the impurity region through the contact holes.
    [10] 10. In another aspect of the present invention, there is provided a method for fabricating a semiconductor device including the steps of forming a first insulating film on a substrate to define a plurality of holes therein; forming a cavity under the first insulating film; forming an impurity region in the substrate and around the cavity; forming a second insulating film on portions of the first insulating film to fill the holes and a space between the cavity and the impurity region; forming a plurality of contact holes to expose certain portions of the impurity region; and forming a plurality of wiring layers in contact with the impurity region through the contact holes.
    [11] 11. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed. BRIEF DESCRIPTION OF THE DRAWINGS
    [12] 12. The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention, wherein:
    [13] 13.FIG. 1A illustrates a plan view of a semiconductor device in accordance with a general embodiment of the present invention;
    [14] 14.FIG. 1B illustrates a sectional view across line I—I in FIG. 1A;
    [15] 15. FIGS. 2A˜2C illustrate sectional views for explaining a method of fabricating a semiconductor device in accordance with the general embodiment of the present
    [16] 16.FIG. 3A illustrates a plan view of a semiconductor device in accordance with a first embodiment of the present invention;
    [17] 17.FIG. 3B illustrates a sectional view across line II—II in FIG. 3A;
    [18] 18. FIGS. 4A˜4E illustrate sectional views for explaining a method of fabricating the semiconductor device in accordance with the first embodiment of the present invention;
    [19] 19.FIG. 5A illustrates a plan view of a semiconductor device in accordance with a second embodiment of the present invention;
    [20] 20.FIG. 5B illustrates a sectional view across line III—III in FIG. 5A; and
    [21] 21. FIGS. 6A˜6E illustrate sectional views for explaining a method of fabricating the semiconductor device in accordance with the second embodiment of the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [22] 22. Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. FIGS. 1A-2C will be referred to for explaining a semiconductor device and a method of forming the same according to the general embodiment of the present invention.
    [23] 23. Referring to FIGS. 1A and 1B, the semiconductor device without an operation frequency loss according to the general embodiment of the present invention includes a first oxide film 22 having a plurality of holes 22 a initially exposing certain regions of a silicon substrate 21, a cavity 23 etched to a certain depth in the silicon substrate 21, and an N-type heavily doped impurity region 24 (dotted region in FIG. 1A) formed within the silicon substrate 21.
    [24] 24. The semiconductor device further includes a second oxide film 25 filling a space between the N-type impurity region 24 and the cavity 23, a device formation region 27 formed in one region of the second oxide film 25 above the cavity 23 for forming active or passive devices, contact holes 26 formed through portions of the first and second oxide films 22 and 25 to expose portions of the N-type impurity region 24, and a ground line 28 a formed around the device formation region 27 such that the ground line 28 a makes contact with the N-type impurity region 24 through the contact holes 26.
    [25] 25. Referring to FIG. 2A, a method for fabricating the semiconductor device of FIGS. 1A and 1B in accordance with the general embodiment of the present invention includes forming the first oxide film 22 on the silicon substrate 21 by a thermal oxidation, a chemical vapor deposition, etc., and etching certain portions of the first oxide film 22 to form the plurality of holes 22 a therein. Then the silicon substrate 21 is subjected to isotropic etching through the plurality of holes 22 a to etch an appropriate thickness of the silicon substrate 21 underneath the first oxide film 22, thereby forming the cavity 23 in the silicon substrate 21.
    [26] 26. Then, as shown in FIG. 2B, the N-type impurity region 24 is formed using PoCl3 at a surface region of the cavity 23. Then, the second oxide film 25 is deposited, e.g., by using a low pressure chemical vapor deposition, on top and bottom surfaces of the first oxide film 22 to fill the holes 22 a and the space between the cavity 23 and the N-type impurity region 24.
    [27] 27. Next, as shown in FIG. 2C, a semiconductor layer is deposited on the entire surface of the second oxide film 25 and subjected to anisotropic etching to form the device formation region 27 on a middle portion of the second oxide film 25 over the cavity 23. The contact holes 26 are formed to expose certain portions of the N-type impurity region 24 around the device formation region 27. Then a metal layer is deposited on the entire surface and is subjected to anisotropic etching to form the ground line 28 a in contact with the N-type impurity region 24 through the contact holes 26. The ground line 28 a is spaced a certain distance from the device formation region 27. The contact holes 26 are formed to expose a portion of the cavity 23 to allow the ground line 28 a to contact with the cavity 23 and the N-type impurity region 24.
    [28] 28. A semiconductor device and a method of forming a signal transmission line of the semiconductor device will be explained in accordance with the first embodiment of the present invention referring to FIGS. 3A-4E.
    [29] 29. As shown in FIGS. 3A and 3B, the semiconductor device includes a first oxide film 22 formed on a surface of a silicon substrate 21 having holes 22 a therein at fixed intervals, a heavily doped N-type impurity region 24, a cavity 23 etched to a particular depth in the silicon substrate 21, a second oxide film 25 covering the surface of the silicon substrate 21 doped with the N-type impurity region 24 and filling the holes 22 a, a plurality of contact holes 26 formed through the second oxide film 25 to expose portions of the N-type region 24 on both sides of the cavity 23, a signal transmission line 28 c arranged in one direction on a particular portion of the second oxide film 25 over the cavity 23, and a plurality of ground lines 28 b formed in contact with the N-type impurity region 24 through the contact holes 26. The contact holes 26 may be formed to expose certain portions of the cavity 23 for allowing the ground lines 28 b to contact the cavity 23 and the N-type impurity region 24.
    [30] 30. Referring to FIG. 4A, the method for fabricating the aforementioned semiconductor device of FIGS. 3A and 3B in accordance with the first embodiment of the present invention, includes forming the first oxide film 22 on the silicon substrate 21 by a thermal oxidation, a chemical vapour deposition, or the like, and etching the first oxide film 22 to form the holes 22 a in particular regions of the silicon substrate 21. Then the silicon substrate 21 is subjected to isotropic etching through the holes 22 a to etch a portion of the silicon substrate 21 beneath the first oxide film 22 to an appropriate thickness, thereby forming the cavity 23 in the silicon substrate 21.
    [31] 31. As shown in FIG. 4B, the heavily doped N-type impurity region 24 is formed using PoCl3 at a surface of the silicon substrate 21 having the cavity 23.
    [32] 32. As shown in FIG. 4C, the second oxide film 25 is deposited by using a low pressure vapor deposition on top and bottom surfaces of the first oxide film 22 to fill the holes 22 a and to cover a surface of the silicon substrate 21 having the cavity 23 formed therein.
    [33] 33. As shown in FIG. 4D, the first, and second oxide films 22 and 25 are subjected to anisotropic etching to expose the N-type impurity region 24 at fixed intervals along both sides of the cavity 23 to form the contact holes 26. In the alternative, the plurality of contact holes 26 may be formed by anisotropically etching the first and second oxide films 22 and 25 to expose the N-type impurity region 24 on both sides of the cavity 23 at fixed intervals after etching the second oxide film 25 to a deposited thickness. The latter method may be suitable for application in a case when the ground lines 28 b and signal transmission line 28 c to be formed later are integrated with chips of other functions. The contact holes 26 may also be formed to expose certain portions of the cavity 23 and the N-type impurity region 24.
    [34] 34. Then, as shown in FIG. 4E, a metal layer is deposited on the entire surface thereof and is subjected to anisotropic etching to form the ground lines 28 b in contact with the N-type impurity region 24 through the contact holes 26 and to form the signal transmission line 28 c on the second oxide film 25 in one direction between the ground lines 28 b.
    [35] 35. A semiconductor device and a method for fabricating the same in accordance with the second embodiment of the present invention will be explained referring to FIGS. 5A-6E, which is designed for preventing signal loss by isolating a device formed on an SOI substrate from noise sources. In this example, an active device is formed applying the SOI substrate to the device formation region 27.
    [36] 36. Referring to FIGS. 5A and 5B, the semiconductor device in accordance with the second embodiment of the present invention includes a first oxide film 22 having holes 22 a in particular regions on a silicon substrate 21, and a cavity 23 etched to a particular depth in the silicon substrate 21 under a particular part of the first oxide film 22.
    [37] 37. The semiconductor device further includes a heavily doped N-type impurity region 24 formed at a surface of the silicon substrate 21 having the cavity 23 formed therein, a second oxide film 25 formed along a surface of the cavity 23 in the silicon substrate 21 and along a bottom surface of the first oxide film 22 to fill the holes 22 a, contact holes 26 formed to expose particular parts of top portions of the N-type impurity region 24 on both sides of the cavity 23, a semiconductor layer 18 formed in a particular region of the first oxide film 22 over the cavity 23, and a gate oxide film 29 and a gate electrode 30 formed on a top portion of the semiconductor layer 18 in one direction.
    [38] 38. The semiconductor device further includes source/drain regions 31 provided in the semiconductor layer 18 on both sides of the gate electrode 30, where the source/drain regions 31 may be lightly doped, a fourth oxide film 32 formed on the first oxide film 22, a plurality of contact holes 33 formed to expose the source/drain regions 31 and the N-type impurity region 24, metal wiring lines 34 b and 34 c formed in contact with the source/drain regions 31 through the contact holes 33, and ground lines 34 a formed in contact with the N-type impurity region 24 through the contact holes 33.
    [39] 39. Referring to FIG. 6A, a method for fabricating the semiconductor device of FIGS. 5A and 5B in accordance with the second embodiment of the present invention, includes the steps of forming the single crystal semiconductor layer 18 on the silicon substrate 21, depositing a third oxide film 19 on the silicon substrate 21 inclusive of the semiconductor layer 18, etching the third oxide film 19 to form the third oxide film 19 only on the semiconductor layer 18, depositing a nitride film 20 on the entire surface of the formed structure, and subjecting the nitride film 20 to anisotropic etching to cover only the third oxide film 19 and the semiconductor layer 18. Then a thermal oxidation is performed to form the first oxide film 22 beneath the semiconductor layer 18 and on a surface of the silicon substrate 21. Then the first oxide film 22 on both sides of the semiconductor layer 18 is subjected to anisotropic etching to form the holes 22 a, where the holes 22 a are spaced a certain distance from the semiconductor layer 18. The silicon substrate 21 is subjected to isotropic etching through the holes 22 a to form the cavity 23.
    [40] 40. As shown in FIG. 6B, a surface of the silicon substrate 21 having the cavity 23 formed therein is doped with PoCl3 and diffused to form the heavily doped N-type impurity region 24.
    [41] 41. As shown in FIG. 6C, the second oxide film 25 is formed on a surface of the silicon substrate 21 having the N-type impurity region 24 and on top and bottom surfaces of the first oxide film 22 to fill the holes 22 a. Then the silicon substrate 21 is anisotropically etched as much as the deposited thickness to expose the first oxide film 22. The nitride film 20 and the third oxide film 19 are then removed.
    [42] 42. As shown in FIG. 6D, an oxide film and a silicon layer are deposited on the semiconductor layer 18 and subjected to anisotropic etching, using a mask for gate formation, to form the gate oxide film 29 and the gate electrode 30. Then the first oxide film 22 on both sides of the cavity 23 is etched to expose the N-type impurity region 24 to form the contact holes 26. The contact holes 26 may be formed to expose certain portions of the cavity 23. The semiconductor layer 18 on both sides of the gate electrode 30 is heavily doped with N-type ions to form the source/drain regions 31 therein. In this instance, the exposed impurity region 24 is also doped with N-type ions. In the alternative, the source/drain regions 31 may be lightly doped.
    [43] 43. Then, as shown in FIG. 6E, the fourth oxide film 32 is deposited by a chemical vapor deposition, etc., and the contact holes 33 are formed such that the contact holes 33 expose certain portions of the source/drain regions 31 and the N-type impurity region 24. Then the entire surface of the semiconductor device is covered with a metal layer. By patterning the metal layer, metal wiring layers 34 b and 34 c being in contact with the source/drain regions 31 through the contact holes 33 and the ground lines 34 abeing in contact with the N-type impurity region 24 through the contact holes 33 are formed. In the alternative, in case that the contact holes 26 are formed to expose a portion of the cavity 23, the ground lines 34 a may be formed to contact the cavity 23 and the N-type impurity region 24.
    [44] 44. The semiconductor device and the method for fabricating the same according to the general, first and second embodiments of the present invention have the following advantages.
    [45] 45. First, the formation of two ground lines in contact with an impurity region in a silicon substrate for one signal transmission line minimizes a signal loss in the signal transmission line.
    [46] 46. Second, a signal loss can be prevented by perfectly and completely blocking the transmission of noise to semiconductor devices by forming a cavity in a silicon substrate and by forming a heavily doped impurity region in a surface of the silicon substrate.
    [47] 47. It will be apparent to those skilled in the art that various modifications and variations can be made in the semiconductor device and the method for fabricating the same according to the embodiments of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents
    权利要求:
    Claims (20)
    [1" id="US-20010000914-A1-CLM-00001] 1. A semiconductor device comprising:
    a first insulating film formed on a substrate and having a plurality of holes therein;
    a cavity formed under the first insulating film;
    an impurity region formed in the substrate and around the cavity;
    a second insulating film formed on portions of the first insulating film to fill the holes and a space between the cavity and the impurity region;
    a plurality of contact holes formed to expose certain portions of the impurity region; and
    a plurality of wiring layers formed to be in contact with the impurity region through the contact holes.
    [2" id="US-20010000914-A1-CLM-00002] 2. A semiconductor device as claimed in
    claim 1 , further comprising:
    at least one of a signal line and an active device formed on the second insulating film between the wiring layers.
    [3" id="US-20010000914-A1-CLM-00003] 3. A semiconductor device as claimed in
    claim 1 , wherein the plurality of contact holes further expose certain portions of the cavity.
    [4" id="US-20010000914-A1-CLM-00004] 4. A semiconductor device as claimed in
    claim 3 , wherein the plurality of wiring layers further contact the exposed portions of the cavity.
    [5" id="US-20010000914-A1-CLM-00005] 5. A semiconductor device as claimed in
    claim 1 , wherein the wiring layers are ground lines.
    [6" id="US-20010000914-A1-CLM-00006] 6. A semiconductor device as claimed in
    claim 1 , further comprising:
    a semiconductor layer formed on the impurity region of the substrate;
    a gate electrode formed on the semiconductor layer; and
    a third insulating film formed on the second insulating film to define second contact holes therethrough.
    [7" id="US-20010000914-A1-CLM-00007] 7. A semiconductor device as claimed in
    claim 6 , wherein the semiconductor layer includes source and drain regions formed on sides of the gate electrode.
    [8" id="US-20010000914-A1-CLM-00008] 8. A semiconductor device as claimed in
    claim 6 , further comprising:
    second metal wiring layers contacting the semiconductor layer through the second contact holes.
    [9" id="US-20010000914-A1-CLM-00009] 9. A method of fabricating a semiconductor device, comprising:
    forming a first insulating film on a substrate to define a plurality of holes therein;
    forming a cavity under the first insulating film;
    forming an impurity region in the substrate and around the cavity;
    forming a second insulating film on portions of the first insulating film to fill the holes and a space between the cavity and the impurity region;
    forming a plurality of contact holes to expose certain portions of the impurity region; and
    forming a plurality of wiring layers in contact with the impurity region through the contact holes.
    [10" id="US-20010000914-A1-CLM-00010] 10. A method as claimed in
    claim 9 , further comprising:
    forming at least one of a signal line and an active device on the second insulating film between the wiring layers.
    [11" id="US-20010000914-A1-CLM-00011] 11. A method as claimed in
    claim 9 , wherein the plurality of contact holes further expose certain portions of the cavity.
    [12" id="US-20010000914-A1-CLM-00012] 12. A method as claimed in
    claim 11 , wherein the plurality of wiring layers further contact the exposed portions of the cavity.
    [13" id="US-20010000914-A1-CLM-00013] 13. A method as claimed in
    claim 9 , wherein in the step of forming wiring layers, the wiring layers are ground lines.
    [14" id="US-20010000914-A1-CLM-00014] 14. A method as claimed in
    claim 9 , further comprising:
    forming a semiconductor layer on the impurity region of the substrate;
    forming a gate electrode on the semiconductor layer; and
    forming a third insulating film on the second insulating film to define second contact holes therethrough.
    [15" id="US-20010000914-A1-CLM-00015] 15. A method as claimed in
    claim 14 , wherein the step of forming the semiconductor layer forms source and drain regions on sides of the gate electrode.
    [16" id="US-20010000914-A1-CLM-00016] 16. A method as claimed in
    claim 14 , further comprising:
    forming second metal wiring layers in contact with the semiconductor layer.
    [17" id="US-20010000914-A1-CLM-00017] 17. A method as claimed in
    claim 14 , wherein in the step of forming the semiconductor layer, the semiconductor layer is formed using an oxide layer and a nitride layer.
    [18" id="US-20010000914-A1-CLM-00018] 18. A method as claimed in
    claim 9 , wherein the cavity is formed by isotropically etching portions of the substrate.
    [19" id="US-20010000914-A1-CLM-00019] 19. A method as claimed in
    claim 9 , wherein the impurity region is heavily doped with N-type ions.
    [20" id="US-20010000914-A1-CLM-00020] 20. A method as claimed in
    claim 9 , wherein the first insulating film is formed using thermal oxidation.
    类似技术:
    公开号 | 公开日 | 专利标题
    KR100592401B1|2006-06-22|Self-aligned Power Field Effect Transistors in Silicon Carbide
    KR100375752B1|2003-03-15|Cmos self-aligned strapped interconnection and method for same
    US4738936A|1988-04-19|Method of fabrication lateral FET structure having a substrate to source contact
    US4952993A|1990-08-28|Semiconductor device and manufacturing method thereof
    US4295924A|1981-10-20|Method for providing self-aligned conductor in a V-groove device
    US5677233A|1997-10-14|Process of fabricating semiconductor device having isolating oxide rising out of groove
    KR100278273B1|2001-02-01|A method for forming contact holes in semiconductor device
    US4758530A|1988-07-19|Doubly-self-aligned hole-within-a-hole structure in semiconductor fabrication involving a double LOCOS process aligned with sidewall spacers
    US5275960A|1994-01-04|Method of manufacturing MIS type FET semiconductor device with gate insulating layer having a high dielectric breakdown strength
    US6191467B1|2001-02-20|Semiconductor device and method for fabricating the same
    US5874330A|1999-02-23|Method for fabricating semiconductor device
    US4363830A|1982-12-14|Method of forming tapered contact holes for integrated circuit devices
    US5677210A|1997-10-14|Method of producing a fully planarized concave transistor
    US5231046A|1993-07-27|Method for fabricating an interconnection pattern on a BPSG-filled trench isolation structure
    JP3479312B2|2003-12-15|Manufacturing method of polysilicon embedded contact
    KR100318458B1|2002-02-19|Method of isolation in SOI device
    US6194257B1|2001-02-27|Fabrication method of gate electrode having dual gate insulating film
    US5447883A|1995-09-05|Method of manufacturing semiconductor device
    KR100682132B1|2007-02-12|Method of manufacturing a semiconductor device comprising a bipolar transistor and a capacitor
    US7122850B2|2006-10-17|Semiconductor device having local interconnection layer and etch stopper pattern for preventing leakage of current
    KR100209714B1|1999-07-15|Isolation film of semiconductor device and method for forming the same
    US5620911A|1997-04-15|Method for fabricating a metal field effect transistor having a recessed gate
    US6537899B2|2003-03-25|Semiconductor device and a method of fabricating the same
    EP0311245B1|1992-06-10|Semi-conductor devices having a great radiation tolerance
    US4138781A|1979-02-13|Method for manufacturing semiconductor device
    同族专利:
    公开号 | 公开日
    KR19990084591A|1999-12-06|
    KR100268878B1|2000-10-16|
    US6191467B1|2001-02-20|
    US6509210B2|2003-01-21|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20070023901A1|2005-07-29|2007-02-01|Gerard Mahoney|Microelectronic bond pad|
    US20090020877A1|2007-07-16|2009-01-22|Via Technologies, Inc.|Transmission line structure and signal transmission structure|
    CN100574613C|2003-06-20|2009-12-30|尤妮佳宠物用品有限公司|The liquid absorption board that is used for Animal litter box|
    US20120038024A1|2010-08-10|2012-02-16|International Business Machines Corporation|Low harmonic rf switch in soi|US4106050A|1976-09-02|1978-08-08|International Business Machines Corporation|Integrated circuit structure with fully enclosed air isolation|
    US4507845A|1983-09-12|1985-04-02|Trw Inc.|Method of making field effect transistors with opposed source _and gate regions|
    JPS625643A|1985-07-01|1987-01-12|Nec Corp|Semiconductor integrated circuit|
    US4914740A|1988-03-07|1990-04-03|International Business Corporation|Charge amplifying trench memory cell|
    US5173436A|1989-11-21|1992-12-22|Texas Instruments Incorporated|Method of manufacturing an EEPROM with trench-isolated bitlines|
    US5209119A|1990-12-12|1993-05-11|Regents Of The University Of Minnesota|Microdevice for sensing a force|
    US5155061A|1991-06-03|1992-10-13|Allied-Signal Inc.|Method for fabricating a silicon pressure sensor incorporating silicon-on-insulator structures|
    US5227658A|1991-10-23|1993-07-13|International Business Machines Corporation|Buried air dielectric isolation of silicon islands|
    US5310700A|1993-03-26|1994-05-10|Integrated Device Technology, Inc.|Conductor capacitance reduction in integrated circuits|
    US5306659A|1993-03-29|1994-04-26|International Business Machines Corporation|Reach-through isolation etching method for silicon-on-insulator devices|
    US5429978A|1994-06-22|1995-07-04|Industrial Technology Research Institute|Method of forming a high density self-aligned stack in trench|
    US5949144A|1996-05-20|1999-09-07|Harris Corporation|Pre-bond cavity air bridge|
    JP3052892B2|1997-05-29|2000-06-19|日本電気株式会社|Method for manufacturing semiconductor integrated circuit device|
    JPH1197530A|1997-09-17|1999-04-09|Nec Corp|Semiconductor device and manufacture therefor|
    KR100268878B1|1998-05-08|2000-10-16|김영환|Semiconductor device and method for fabricating the same|
    US6034417A|1998-05-08|2000-03-07|Micron Technology, Inc.|Semiconductor structure having more usable substrate area and method for forming same|KR100268878B1|1998-05-08|2000-10-16|김영환|Semiconductor device and method for fabricating the same|
    ITMI20021099A1|2002-05-22|2003-11-24|St Microelectronics Srl|DIELECTRIC INSULATION STRUCTURE FOR THE INTEGRATION OF ELECTRONIC SEMICONDUCTOR DEVICES AND RELATED CONSTRUCTION PROCESS|
    TWI240370B|2004-08-26|2005-09-21|Airoha Tech Corp|Substrate structure underlying a pad and pad structure|
    DE102005009422B4|2005-03-02|2014-05-28|Robert Bosch Gmbh|Micromechanical component and corresponding manufacturing method|
    US9157807B2|2009-06-24|2015-10-13|Texas Instruments Incorporated|Etching cavity structures in silicon under dielectric membrane|
    US11226506B2|2020-03-17|2022-01-18|Taiwan Semiconductor Manufacturing Company, Ltd.|Heater structure with a gas-filled isolation structure to improve thermal efficiency in a modulator device|
    法律状态:
    2006-06-23| FPAY| Fee payment|Year of fee payment: 4 |
    2010-06-17| FPAY| Fee payment|Year of fee payment: 8 |
    2014-08-29| REMI| Maintenance fee reminder mailed|
    2015-01-21| LAPS| Lapse for failure to pay maintenance fees|
    2015-02-16| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2015-03-10| FP| Expired due to failure to pay maintenance fee|Effective date: 20150121 |
    优先权:
    申请号 | 申请日 | 专利标题
    KR98-16483||1998-05-08||
    KR1019980016483A|KR100268878B1|1998-05-08|1998-05-08|Semiconductor device and method for fabricating the same|
    KR16483/1998||1998-05-08||
    US09/307,033|US6191467B1|1998-05-08|1999-05-07|Semiconductor device and method for fabricating the same|
    US09/736,205|US6509210B2|1998-05-08|2000-12-15|Semiconductor device and method for fabricating the same|US09/736,205| US6509210B2|1998-05-08|2000-12-15|Semiconductor device and method for fabricating the same|
    [返回顶部]